Position 1:
Experience: 4 to 10 Yrs
Location: Bangalore
1. Strong skills in EDA/ASIC Digital backend flow.
2. Familiar with a range of industry standard EDA tools and methods for the design, implementation, and verification Digital ICs.
3. Knowledge of the complete digital design process from schematic to layout including understanding devices, simulation, timing and place & route analysis is desired.
4. Experience with static timing analysis is a must and development using scripting language such as Tcl is highly desired.
5. Candidate should have Btech/Mtech from Electronics/CS background.
5. Should be a good team player and effective communication skills
=======================================
Position 2:
Experience: 3 to 7 Yrs
Location: Noida / Bangalore
1. Strong skills in EDA/ASIC Digital flow.
2. Candidate must have good knowledge of RTL synthesis and must have used industry standard synthesis and formal verification tool.
3. Must have good knowledge of at least one scripting language (Perl/Tcl).
4. Should be a good team player and effective communication skills.
5. Candidate should have Btech/Mtech from EE/CS background
Send your resumes to: msrini@magma-da.com with SUBJECT in the following format
Resume: Abhishek Bachan, BTech in EC from IIT Madras, 3 years experience in VLSI
Click Here To SubMit Your Resume
0 comments:
Post a Comment